Consider this state counter constructed from D flip-flops and OR gates. The two flip-flops are clocked simultaneously with the same CLK.
Complete enough of the timing diagram below to determine the sequence of states that are accessed (allowed) by this counter. Start with all Qs=0 as shown.
Comment on excluded states (if any) and indicate the point of entry into the counting sequence on a state diagram.